

WHAT IS CLAIMED IS:

1 1. A nonvolatile memory comprising:
2 a nonvolatile memory element having at least first and second terminals;
3 a voltage source coupled to at least one terminal to provide a first voltage
4 during a first time period, said first voltage being less than the voltage required to for
5 electrons to flow to or from a floating gate of the nonvolatile memory element; and
6 a charge pump circuit coupled to said at least one terminal, the charge pump
7 circuit including at least one capacitor that receives a second voltage during a second time
8 period, and in accordance therewith, further increases the voltage on said terminal so that
9 electrons flow to or from the floating gate of the nonvolatile memory element.

1 2. The nonvolatile memory of claim 1 further comprising a plurality of
2 transistors coupled to the first terminal, wherein during the second time period one or more of
3 the plurality of transistors receives a third voltage so that the difference between the voltage
4 on the first terminal and the third voltage is less than the breakdown voltage of the one or
5 more transistors.

1 3. The nonvolatile memory of claim 2 wherein the first terminal, the at
2 least one capacitor, and at least one of the plurality of transistors comprise doped active
3 regions that are coupled together.

1 4. The nonvolatile memory of claim 1 wherein the floating gate is
2 coupled to the gate of a MOS transistor for generating a current when the floating gate is at a
3 first voltage and turning off said current when the floating gate is at a second voltage.

1 5. The nonvolatile memory of claim 4 further comprising a latch having a
2 first latch node coupled to said current and a second latch node coupled to a reference
3 current, wherein the latch takes on a first state when said current is greater than said reference
4 current, and said latch takes on a second state when said current is less than said reference
5 current.

1 6. The nonvolatile memory of claim 1 further comprising a redundant
2 nonvolatile memory element and a redundant charge pump circuit.

1 7. The nonvolatile memory of claim 1 wherein the nonvolatile memory
2 element and the at least one capacitor comprise doped active regions, an oxide layer, and a
3 polysilicon layer.

1 8. The nonvolatile memory of claim 1 wherein the nonvolatile memory
2 element comprises a nonvolatile memory device coupled to a capacitor.

1 9. The nonvolatile memory of claim 8 wherein the nonvolatile memory
2 device is a tunneling capacitor.

1 10. A nonvolatile memory comprising: /
2 a nonvolatile memory element having at least first and second terminals and a
3 floating gate; and
4 one or more capacitors coupled in series to the first terminal,
5 wherein during a first time period, a first voltage is coupled to the first
6 terminal and a second voltage is coupled to the second terminal, the first voltage being
7 greater than the second voltage, and during a second time period following the first time
8 period, a third voltage is coupled through at least one of the capacitors to the first terminal,
9 the third voltage further increasing the voltage on the first terminal so that electrons flow to
10 or from the floating gate.

1 11. The nonvolatile memory of claim 10 wherein electrons move from the
2 floating gate to the first terminal to erase the nonvolatile memory element.

1 12. The nonvolatile memory of claim 10 wherein electrons move from the
2 first terminal to the floating gate to program the nonvolatile memory element.

1 13. The nonvolatile memory of claim 10 further comprising a plurality of
2 transistors coupled to the first terminal, wherein during the second time period one or more of
3 the plurality of transistors receives a fourth voltage so that the difference between the voltage
4 on the first terminal and the fourth voltage is less than the breakdown voltage of the one or
5 more transistors.

1 14. The nonvolatile memory of claim 13 wherein the first terminal, at least
2 one of said capacitors, and the one or more of the plurality of transistors comprise doped
3 active regions that are coupled together.

1 15. The nonvolatile memory of claim 10 further comprising a first voltage
2 source that provides the first voltage during the first time period and a second voltage source
3 that provides the third voltage during the second time period following the first time period.

1 16. The nonvolatile memory of claim 15 wherein the first voltage source
2 increases approximately linearly to the first voltage during the first time period, and the
3 second voltage source increases approximately linearly to the third voltage during the second
4 time period, and in accordance therewith, the voltage on the first terminal of the nonvolatile
5 memory element increases approximately linearly from an initial voltage to an intermediate
6 voltage during the first time period, and increases approximately linearly from the
7 intermediate voltage to a final voltage during the second time period.

1 17. The nonvolatile memory of claim 10 further comprising first and
2 second voltage sources, the first voltage source providing a two-part voltage signal including
3 the first voltage during the first time period and a fourth voltage during the second time
4 period, and the second voltage source providing a one-part voltage signal during the second
5 time period.

1 18. The nonvolatile memory of claim 10 wherein the nonvolatile memory
2 element comprises a nonvolatile memory device having a floating gate coupled to a first
3 capacitor.

1 19. The nonvolatile memory of claim 18 further comprising:
2 a second capacitor coupled to the first terminal;
3 a third capacitor coupled between the first and second capacitors;
4 a first voltage source coupled to the first terminal, the first voltage source
5 providing the first voltage to the first terminal during the first time period; and
6 a second voltage source coupled to a node between the second and third
7 capacitors, the second voltage source providing the third voltage to the second capacitor
8 during the second time period to further increase the voltage on the first terminal.

1 20. The nonvolatile memory of claim 19 wherein the first voltage source
2 comprises a first MOS transistor having a gate coupled to a control voltage, a drain coupled
3 to the first terminal, and a source coupled to a fourth voltage.

1 21. The nonvolatile memory of claim 20 wherein the first voltage source
2 further comprises a second MOS transistor having a gate coupled to the control voltage, a
3 drain coupled to the first and third capacitors, and a source coupled to receive the second
4 voltage.

1 22. The nonvolatile memory of claim 21 further comprising a latch having
2 a first latch node coupled to source of the first MOS transistor and a second latch node
3 coupled to the source of the second MOS transistor.

1 23. The nonvolatile memory of claim 19 wherein the floating gate is
2 coupled to the gate of a MOS transistor for generating a current when the floating gate is at a
3 first voltage and turning off said current when the floating gate is at a second voltage.

1 24. The nonvolatile memory of claim 23 further comprising a latch having
2 a first latch node coupled to said MOS transistor to receive said current and a second latch
3 node coupled to a reference current, wherein the latch takes on a first state when said current
4 is greater than said reference current, and said latch takes on a second state when said current
5 is less than said reference current.

1 25. A method of operating a nonvolatile memory comprising: ✓
2 during a first time period, coupling a first voltage to a first terminal of a
3 nonvolatile memory element and coupling a second voltage to a second terminal of the
4 nonvolatile memory element, wherein the first voltage is greater than the second voltage; and
5 during a second time period, coupling a third voltage through at least one
6 capacitor to the first terminal, the third voltage further increasing the voltage on the first
7 terminal so that electrons flow to or from a floating gate in said nonvolatile memory element.

1 26. The method of claim 25 wherein a plurality of transistors are coupled
2 to the first terminal, and wherein during the second time period one or more of the plurality
3 of transistors receives a fourth voltage so that the difference between the voltage on the first
4 terminal and the fourth voltage is less than the breakdown voltage of the one or more
5 transistors.

1 27. The method of claim 26 wherein during the first time period, the first
2 voltage is coupled to the first terminal through a first transistor from said plurality of

transistors, and during the second time period, the fourth voltage is received by said first transistor so that the voltages on the first transistor do not exceed the first transistors breakdown voltage.

28. The method of claim 27 wherein the first voltage is coupled to the gate of a MOS transistor, the source of the MOS transistor is coupled to a fourth voltage and the drain of the MOS transistor is coupled to the first terminal.

29. The method of claim 28 wherein the fourth voltage is the voltage output of a latch.

30. The method of claim 25 wherein the nonvolatile memory element comprises nonvolatile memory device coupled to a first capacitor, and the second voltage is coupled through the first capacitor to the floating gate terminal, and electrons flow from the floating gate terminal to the first terminal during the second time period so that the voltage on the floating gate increases from a first voltage to a second voltage after the first and second time periods.

31. The method of claim 25 wherein the nonvolatile memory element comprises nonvolatile memory device coupled to a first capacitor, and the first voltage is coupled through the first capacitor to the floating gate terminal during the first time period, and electrons flow from the first terminal to the floating gate terminal during the second time period so that the voltage on the floating gate decreases from a first voltage to a second voltage after the first and second time periods.

32. The method of claim 25 wherein during the first time period, the voltage on the first terminal of the nonvolatile memory element is increased to a voltage below that at which electrons will flow to the floating gate, and during the second time period, the voltage on the first terminal of the nonvolatile memory element is increased to a voltage above that at which electrons will flow to the floating gate.

33. The method of claim 25 wherein during the first time period the voltage on the first terminal increases approximately linearly to the first voltage, and during the second time period the voltage on the first terminal increases approximately linearly to a final voltage sufficient to allow electrons to flow to or from the floating gate.

1 34. The method of claim 25 further comprising:
2 sensing a voltage on the floating gate, and in accordance therewith, generating
3 a first current; and
4 comparing the first current to a reference current to determine voltage on the
5 floating gate.